module Register(in, out, clk);
input [47:0] in;
input clk;
output reg [47:0] out;

always @(posedge clk) begin
	out <= in;
end

endmodule